Conference Program

 

Please click here for a pdf-version of the program.

Day 1 (July 16)

9:00 Welcome

9:30 Session 1: Performance Analysis - Chair: Qi Zhu

Daniel Holcomb, Alexander Gotmanov, Michael Kishinevsky and Sanjit Seshia. Compositional Performance Verification of NoC Designs

Gideon Smeding and Gregor Gössler. A Correlation Preserving Performance Analysis for Stream Processing Systems

10:30 Coffee Break

11:00 Invited Talk - Chair: Klaus Schneider

Yosinori Watanabe, Cadence Design Systems. Clearing the Clutter: Unified Modeling and Verification Methodology for System Level Hardware Design

12:30 Lunch

14:00 Session 2: Test Coverage and Fault Localization - Chair: Michael Theobald

Kai-Hui Chang, Chia-Wei Chang, Jie-Hong Roland Jiang and Chien-Nan Jimmy Liu. Improving Design Verifiability by Early RTL Coverability Analysis

Jiong Gong, Yun Wang, Haihao Shen, Xu Deng, Wei Wang and Xiangning Ma. FAST: Formal Specification Driven Test Harness Generation

Heinz Riener and Goerschwin Fey. Model-Based Diagnosis versus Error Explanation

15:30 Coffee Break

15:45 Invited Talk - Chair: Forrest Brewer

Kathryn Kranen, Jasper Design Automation. The Future of Verification: A Spiral of Technological and Business Innovation

17:00 Coffee Break

17:15 Invited Tutorial - Chair: Shobha Vasudevan

Fabio Somenzi. Incremental Inductive Verification: IC3 and its Friends

18:30 End of Day 1

19:00 Dinner

Day 2 (July 17)

9:00 Session 3: High-Level Validation I - Chair: Thomas Wahl

Yu Bai, Jens Brandt and Klaus Schneider. Preservation of LTL Properties in Desynchronized Systems

Samaneh Ghandali, Bijan Alizadeh, Zainalabedin Navabi and Masahiro Fujita. Polynomial Datapath Synthesis and Optimization Based on Vanishing Polynomial over Z2m and Algebraic Techniques

Manuel Gesell and Klaus Schneider. Interactive Verification of Synchronous Systems

10:30 Coffee Break

11:00 Invited Talk - Chair: Elizabeth Leonard

Kenneth McMillan, Microsoft. Symbolic Tools for Program Proving

12:30 Lunch

14:00 Design Contest

15:00 Coffee Break

15:30 Session 4: High-Level Validation II - Chair: Philipp Ruemmer

Kartik Nagar and Y.N. Srikant. Interdependent Cache Analyses for better Precision and Safety

Asif Khan, Muralidaran Vijayaraghavan and Arvind. A General Technique for Deterministic Model-Cycle-Level Debugging

Elizabeth Leonard, Myla Archer, Constance Heitmeyer and Ralph Jeffords. Direct Generation of Invariants for Reactive Models

17:00 End of Conference